THE INSTITUTION
OF ELECTRICAL
ENGINEERS

# IEE PROCEEDINGS-G

# Circuits, Devices and Systems

**Vol. 138, 1991**

*Published by*
*The IEE, Savoy Place, London WC2R 0BL, United Kingdom*
*Publishing Department: Michael Faraday House, Six Hills Way, Stevenage, Herts. SG1 2AY, United Kingdom*

IEE Proceedings-G

# Circuits, Devices and Systems

The Institution of Electrical Engineers, Savoy Place, London WC2R 0BL, United Kingdom
*Publishing Department*: Michael Faraday House, Six Hills Way, Stevenage, Herts. SG1 2AY, United Kingdom

Volume 138 1991 UK ISSN 0956–3768

HONORARY EDITORS

Dr. D.G. Haigh (*University College, London*)
Dr. S.S. Lawson (*University of Warwick*)
Prof. P.H. Saul (*Plessey Research Ltd*)

Pages in issues of *IEE Proceedings-G*, 1991

| Pages | Issue No. | Date |
|---|---|---|
| 1–144 | 1 | February |
| 145–288 | 2 | April |
| 289–432 | 3 | June |
| 433–540 | 4 | August |
| 541–628 | 5 | October |
| 629–756 | 6 | December |

This publication is copyright under the Berne Convention and the International Copyright Convention. All rights reserved. Apart from any copying under the UK Copyright, Designs and Patents Act 1988, Part 1, Section 38, whereby a single copy of this article may be supplied, under certain conditions, for the purposes of research or private study, by a library of a class prescribed by The Copyright (Librarians and Archivists) (Copying of Copyright Material) Regulations 1989: SI 1989/1212, no part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means without the prior permission of the copyright owners. Permission is, however, not required to copy abstracts of papers or articles on condition that a full reference to the source is shown.

**Single copies may be made for the purpose of research or private study.**

Authorisation to photocopy items for internal or personal use, or for the internal or personal use of specific clients, is granted by the Institution of Electrical Engineers for libraries and other users registered with the Copyright Clearance Center Transactional Reporting Service, provided that the base fee of $3.00 per copy is paid directly to the Copyright Clearance Center, Inc., 21 Congress Street, Salem, MA 01970, USA. 0956–3768/91 $3.00 + 0.00. This consent does not extend to other kinds of copying, such as copying for general distribution, for advertising or promotional purposes, for creating new collective works, or for resale.

**Multiple copying of the content of this publication without permission is always illegal.**

Photocopies of individual papers published in the *IEE Proceedings* can be supplied from the IEE Library at 10p per page plus a handling charge. The handling charge is waived if reprints are collected from Savoy Place by purchasers.

The telephone number of the IEE London office is 071 240 1871; telex: 261176 IEELDN G; facsimile: 071 240 7735.

The IEE is not as a body responsible for the opinions expressed by individual authors in *IEE Proceedings Part G*.
The IEE is a member of the Association of Learned & Professional Society Publishers.

© 1991: The Institution of Electrical Engineers

*Secretary of the IEE:* J.C. Williams, PhD, CEng, FIEE
*Managing Editor:* Gill Wheeler; *Assistant Editor:* Fiona MacDonald
*Graphics Manager:* Maurice Partridge

*Typeset by*: Santype International Limited, Salisbury, Wiltshire, United Kingdom
*Printed by*: Unwin Brothers Ltd., Old Woking, Surrey, United Kingdom

# Index

**IEE Proceedings-G**
**Circuits, Devices and Systems**
**Vol. 138, 1991**

**ABBREVIATIONS**

- p paper, address or lecture
- d discussion on a paper
- a abstract of paper or address
- e errata

**Author index**


A

Abd-El-Barr, H.M. Systematic realisation of binary and multivalued logic functions using charge coupled building blocks p694
Abdel-Motaleb, I.M., and Lin, H.-K. see Lin, H.-K.
Abdel-Motaleb, I.M., and Ryum, B.R. see Ryum, B.R.
Abdel-Motaleb, Ibrahim M., and Huang, C.N. see Huang, C.N.
Abuelma'atti, M.T. Harmonic and intermodulation performance of analogue CMOS circuits owing to mobility reduction p65
Abuelma'atti, M.T. Modelling of capacitively (resistively)-loaded uniform RC lines for computer aided analysis p463
Abuelma'atti, M.T. Nonlinear distortion of an FM signal by a passive network p61
Abuelma'atti, M.T. Prediction of RFI demodulation in BiFET, BiMOS and CMOS operational amplifiers p56
Aggarwal, S., and Bhattacharyya, A.B. Low-frequency gain-enhanced CMOS operational amplifier p170
Anastassiou, D., and Papananos, Y. see Papananos, Y.
Antoniou, A. Improved minimax optimisation algorithms and their application in the design of recursive digital filters p724
Antoniou, A., Sunder, S., Lu, W.-S., and Su, Y. see Sunder, S.
Antoniou, A., Venkateswarlu, T., and Eswaran, C. see Venkateswarlu, T.
Argüello, F., Doallo, R., and Zapata, E.L. Semi-systolic architecture for fast Hartley transform: decimation in frequency and radix 2 p651
Arsov, G. Triac model for computer aided analysis and design p430
Atadan, S. Minimum dimensional state-space formulation of linear systems p590

B

Balestra, F., Brini, J., Benachir, M., and Ghibaudo, G. see Brini, J.
Baloch, A.K., and Rodriguez-Tellez, J. see Rodriguez-Tellez, J.
Bar-Lev, A., and Strum, A. see Strum, A.
Barber, W., Saul, P.H., Taylor, D.G., and Ward, T. see Saul, P.H.
Barlow, K.J. Fabrication of PMOS transistors by dopant implantation into $TiSi_2$ p587
Barr, D.A., and Laverty, S.J. Impulse response signature of a DCEL ZnS:Mn,Cu powder display determined by crosscorrelation p160
Batarseh, I.E., and Lee, C.Q. High-frequency link parallel resonant convertor with fourth-order commutation network p34
Bedrosian, D.G., and Vlach, J. Correspondence: Comments on 'Algorithm for reducing circuit equations in computer applications' p733
Ben-Tzvi, D., and Sandler, M. Analogue implementation of the Hough transform p457
Benachir, M., Brini, J., Ghibaudo, G., and Balestra, F. see Brini, J.
Benaissa, M., Dlay, S.S., and Holt, A.G.J. CMOS VLSI design of a high-speed Fermat number transform based convolver/correlator using three-input adders p182
Benidir, M. Simple sufficient test for stability of two-dimensional recursive digital filters p731
Beroual, A., and Buret, F. Optical detector of electrical discharges p620
Bhattacharyya, A.B., and Aggarwal, S. see Aggarwal, S.
Biey, M., Coco, S., and Premoli, A. Maximally-flat rational approximation with multiple critical pole-pair p244
Birbas, A.N., Brunn, B., van Rheenen, A.D., Gopinath, A., Chen, C.L., and Smith, F. Low-frequency noise in GaAs MESFETs related to backgating effects p175
Board, K., Byrne, D.J., and Towers, M.S. see Byrne, D.J.
Board, K., Nutt, H.C., and Smith, R. see Nutt, H.C.
Bonek, E., Kreuzgruber, P., Scholtz, A.L., and Österreicher, J. see Kreuzgruber, P.
Breitholtz, C., Molander, M., and Navarro-Adlemo, R. Space and time continuous lumped transmission line model p661
Brennan, P.V. Technique allowing rapid frequency sweeping in aided-acquisition phase-locked loops p205
Brini, J., Benachir, M., Ghibaudo, G., and Balestra, F. Threshold voltage and subthreshold slope of the volume-inversion MOS transistor p133
Brunn, B., Birbas, A.N., van Rheenen, A.D., Gopinath, A., Chen, C.L., and Smith, F. see Birbas, A.N.
Bull, D.R., and Horrocks, D.H. Primitive operator digital filters p401
Buret, F., and Beroual, A. see Beroual, A.
Byrne, D.J., Towers, M.S., and Board, K. Two-dimensional off-state modelling of high-voltage semiconductor devices with floating guard rings p109

C

Cabezas, J.C.E., and Diniz, P.S.R. see Diniz, P.S.R.
Canali, C., Magistrali, F., Paccagnella, A., Sangalli, M., Tedesco, C., and Zanoni, E. Trap-related effects in AlGaAs/GaAs HEMTs p104
Cecchetti, M., Pavan, P., Spiazzi, G., Zanoni, E., and Muschitiello, M. see Pavan, P.
Chan, P.K., and Wilson, G. see Wilson, G.
Chang, W.-T., and Lin, M.-S. Half-band filter design with odd-polynomial Chebyshev approximation p492
Cheetham, B.M.G., Mellor, P.H., and Leigh, S.P. see Mellor, P.H.
Chen, B.-S., Chiou, B.-W., and Peng, S.-C. Minimum sensitivity IIR filter design using principal component approach p474
Chen, C.-H., Hwang, C., Guo, T.-Y., and Shieh, L.-S. see Hwang, C.
Chen, C.L., Birbas, A.N., Brunn, B., van Rheenen, A.D., Gopinath, A., and Smith, F. see Birbas, A.N.
Chen, X.X., and Wu, X.W. see Wu, X.W.
Cheng, M.-H., and Huang, T.-C. Switched-capacitor pipelined logarithmic A/D and D/A convertors p714
Chiang, M.L., Lu, T.C., and Ku, J.B. Analogue adaptive neural network circuit p717
Chiou, B.-W., Chen, B.-S., and Peng, S.-C. see Chen, B.-S.
Chow, M.H.L., Lee, Y.S., and Wong, J.S.L. see Lee, Y.S.
Chow, M.H.L., Lee, Y.S., and Wong, J.S.L. Use of SPICE in analogue computation and simulation of systems consisting of circuit components and transfer functions p282
Coco, S., Biey, M., and Premoli, A. see Biey, M.
Conti, M., and Turchetti, C. see Turchetti, C.
Corsi, F., and Morandi, C. Inductive fault analysis revisited p253
Crofts, M., and Jervis, B.W. see Jervis, B.W.

D

Dana, S.K., and Patranabis, D. Single shunt fault diagnosis in ladder structures with a new series of numbers p38
DeMassa, T.A., and Sanchez, J.J. see Sanchez, J.J.
Deen, M.J., and Yan, Z.X. see Yan, Z.X.
Denyer, P.B., and Greer, N.P.J. see Greer, N.P.J.
Dias, V.F., and Franca, J.E. see Franca, J.E.
Diniz, P.S.R., and Cabezas, J.C.E. Design of FIR equalisers by sharpening identical subfilters p413
Dlay, S.S., Benaissa, M., and Holt, A.G.J. see Benaissa, M.
Doallo, R., Argüello, F., and Zapata, E.L. see Argüello, F.
Domański, M. Low-sensitivity structure for 1-D and 2-D digital FIR filters p229
Dutta Roy, S.C., Reddy, M.R.R., and Kumar, B. see Reddy, M.R.R.
Dwivedi, R., Sharma, A.K., and Srivastava, S.K. see Sharma, A.K.

E

Eichenberger, C., and Guggenbühl, W. Charge injection of analogue CMOS switches p155
El-Masry, E.I., and Vallee, R.E. see Vallee, R.E.
Eswaran, C., Venkateswarlu, T., and Antoniou, A. see Venkateswarlu, T.

F

Fa-Long, Luo, and Jun, Yang Bound on inputs to neurons of Hopfield continuous-variable neural network p671
Fabre, A. Analysis of analogue circuit implementations from translinear blocks p483
Fahmy, M.M., and Hussein, A.O. see Hussein, A.O.
Fang, S.J., Lee, C.Q., and Siri, K. see Lee, C.Q.
Farison, J.B., and Kolla, S.R. Relationship of singular value stability robustness bounds to spectral radius for discrete systems with application to digital filters p5
Fernandes, C.F., and Santos, H.A. Field impoverishment modes in a diode with an $Al_xGa_{1-x}As/GaAs$ heterojunction: a simulation analysis p91
Franca, J.E., and Dias, V.F. Systematic method for the design of multiamplifier switched-capacitor FIR decimator circuits p307
Fusco, V.F. Symbolic transfer functions for MESFET small-signal parameter extraction p217

G

Gerhard, R., Krautschneider, W.H., and Kohl, M. see Krautschneider, W.H.
Ghibaudo, G., Brini, J., Benachir, M., and Balestra, F. see Brini, J.
Gopinath, A., Birbas, A.N., Brunn, B., van Rheenen, A.D., Chen, C.L., and Smith, F. see Birbas, A.N.
Greer, N.P.J., and Denyer, P.B. New folded cascode transconductor for bandpass ladder filters p551
Guggenbühl, W., and Eichenberger, C. see Eichenberger, C.
Guo, T.-Y., Hwang, C., Shieh, L.-S., and Chen, C.-H. see Hwang, C.

H

Haigh, D.G., Psychalinos, C., and Haritantis, I. see Psychalinos, C.
Hamilton, D.K. Performance of transfer resistance amplifiers with capacitive sources in optical applications p45
Hamilton, D.K. Use of inductive compensation for improving bandwidth and noise performance of high frequency optical receiver preamplifiers p52
Haritantis, I., Psychalinos, C., and Haigh, D.G. see Psychalinos, C.
Hasan, P. Performance analysis of phase-locked loops in the frequency search mode of operation p418
Henderson, R.K., Ping, Li, and Sewell, J.I. Canonical design of integrated ladder filters p222
Henderson, R.K., Ping, Li, and Sewell, J.I. Extended Remez algorithms for filter amplitude and group delay approximation p289
Hetherington, G., Hoyle, R., and Priest, A. see Hoyle, R.
Hicks, P.J., Marriott, A.P., and Tsalides, Ph. see Marriott, A.P.
Holt, A.G.J., Benaissa, M., and Dlay, S.S. see Benaissa, M.
Horrocks, D.H., and Bull, D.R. see Bull, D.R.
Hoyle, R., Priest, A., and Hetherington, G. Alternative control strategies for rule-based transistor placement in CMOS VLSI design 137
Huang, C.N., and Abdel-Motaleb, Ibrahim M. Gummel-Poon model for single and double heterojunction bipolar transistors p165
Huang, T.-C., and Cheng, M.-H. see Cheng, M.-H.
Hussein, A.O., and Fahmy, M.M. Design of 2-D linear phase variable recursive digital filters for parallel form implementation p335
Hwang, C., Guo, T.-Y., Shieh, L.-S., and Chen, C.-H. Evaluation of the impulse response energy of a 2-D linear discrete separable-denominator system p125

I

Ismaeel, A.A. Testing for stuck faults in CMOS combinational circuits p191

J

Javan, H. Noise measure for optimum broadband design p1
Jervis, B.W., and Crofts, M. Comparison of computer-aided tuning algorithms applied to the amplitude response of passive analogue filters p363
Jones, S., and Spray, A. see Spray, A.
Jun, Yang, and Fa-Long, Luo see Fa-Long, Luo

K

Kennedy, P., and Withington, S. see Withington, S.
Kinoshita, K., Rubio, A., and Sainz, J.A. see Rubio, A.
Kohl, M., Krautschneider, W.H., and Gerhard, R. see Krautschneider, W.H.
Kolla, S.R., and Farison, J.B. see Farison, J.B.
Krautschneider, W.H., Gerhard, R., and Kohl, M. Current flow between neighbouring trench cells triggered by alpha particle strikes p689
Kreuzgruber, P., Bonek, E., Scholtz, A.L., and Österreicher, J. Modelling of three-port RF transformers p325
Ku, J.B., Chiang, M.L., and Lu, T.C. see Chiang, M.L.
Kumar, B., Reddy, M.R.R., and Dutta Roy, S.C. see Reddy, M.R.R.
Kuntman, H. Novel modification on SPICE BJT model to obtain extended accuracy p673

L

Laverty, S.J., and Barr, D.A. see Barr, D.A.
Lazarus, M.J., Rabah, K.V.O, and McKeany, P.S. Stabilised power MOS-bipolar modules p564
Lee, C.Q., Siri, K., and Fang, S.J. State plane approach to frequency response of resonant convertors p557
Lee, C.Q., and Batarseh, I.E. see Batarseh, I.E.
Lee, C.Q., and Sooksatra, S. Current programmed control nonresonant coupled parallel resonant convertor p372
Lee, S.B., and Tchah, K.H. Design centring for yield and noise figure improvement of GaAs MESFETs p467
Lee, Y.S., Chow, M.H.L., and Wong, J.S.L. see Chow, M.H.L.
Lee, Y.S., Chow, M.H.L., and Wong, J.S.L. SPICE simulation of nonlinear equations and circuits p273
Leigh, S.P., Mellor, P.H., and Cheetham, B.M.G. see Mellor, P.H.
Li, L.-M., Yu, D.-Y., and Wu, S.-Q. see Yu, D.-Y.
Lin, H.-K., and Abdel-Motaleb, I.M. Small signal non-quasi-static models for GaAs field effect transistors for implementation in SPICE. Part II: Metal semiconductor field effect transistors (MESFETs) p749
Lin, H.-K., and Abdel-Motaleb, I.M. Small-signal nonquasi-static models for GaAs field effect transistors for implementation in SPICE. Part I: Modulation doped field effect transistors p735
Lin, M.-S., and Chang, W.-T. see Chang, W.-T.
Liou, J., Wong, W.W., and Winton, R.S. see Wong, W.W.
Liou, J.J., and Yuan, J.S. Physics-based large-signal heterojunction bipolar transistor model for circuit simulation p97
Lisik, Z., and Turowski, M. Two-dimensional simulation of thyristor transient states from conduction to forward blocking p575
Liu, S.-I., Tsao, H.-W., and Wu, J. CCII-based continuous-time filters with reduced gain-bandwidth sensitivity p210
Liu, W.-C., Sun, C.-Y., and Lour, W.-S. Characteristics of GaAs graded-period delta-doped superlattice p629
Liu, W.-C., Sun, C.-Y., and Lour, W.-S. Observation of multi-state negative differential conductivity in periodic delta-doped superlattice p424
Lo, H.-Y., and Yang, T.C. Balanced high-speed residue number VLSI multiplier with error detection p421
Lour, W.-S., Liu, W.-C., and Sun, C.-Y. see Liu, W.-C.
Lu, T.C., Chiang, M.L., and Ku, J.B. see Chiang, M.L.
Lu, W.-S., Sunder, S., Antoniou, A., and Su, Y. see Sunder, S.
Lun, D.P.-K., and Siu, W.-C. Extended diagonal structure for address generation of the prime factor algorithm p449

M

Magistrali, F., Canali, C., Paccagnella, A., Sangalli, M., Tedesco, C., and Zanoni, E. see Canali, C.
Manetti, S. New approach to automatic symbolic analysis of electric circuits p22
Marriott, A.P., Tsalides, Ph., and Hicks, P.J. VLSI implementation of smart imaging system using two-dimensional cellular automata p582
Martinelli, G., and Perfetti, R. Synthesis of feed-forward neural analogue-digital convertors p567
McKeany, P.S., Lazarus, M.J., and Rabah, K.V.O see Lazarus, M.J.
McLernon, D.C. New method for the elimination of two-dimensional limit cycles in first order structures p541
Mellor, P.H., Leigh, S.P., and Cheetham, B.M.G. Reduction of spectral distortion in class D amplifiers by an enhanced pulse width modulation sampling process p441
Molander, M., Breitholtz, C., and Navarro-Adlemo, R. see Breitholtz, C.
Moore, W.R., and Yassine, H.M. see Yassine, H.M.
Morandi, C., and Corsi, F. see Corsi, F.
Muschitiello, M., Pavan, P., Spiazzi, G., Zanoni, E., and Cecchetti, M. see Pavan, P.

N

Natarajan, S. A systematic method for obtaining state equations using MNA p341
Natarajan, S., and Rajan, P.K. Efficient algorithm for rational transformation on polynomials p530
Navarro-Adlemo, R., Breitholtz, C., and Molander, M. see Breitholtz, C.
Novak, L.A. When do singular inputs of an LTI system not cause discontinuities in state variables? p151
Novak, L.A., and Ranic, Z.M. Minimal-order polynomial satisfying the equality $c^T p(A) = 0$ p129
Nutt, H.C., Board, K., and Smith, R. Characteristics of $\delta$-doped FETs in GaAs p633

O

Österreicher, J., Kreuzgruber, P., Bonek, E., and Scholtz, A.L. see Kreuzgruber, P.

P

Paccagnella, A., Canali, C., Magistrali, F., Sangalli, M., Tedesco, C., and Zanoni, E. see Canali, C.
Papananos, Y., and Anastassiou, D. Analysis and VLSI architecture of a nonlinear edge-preserving noise-smoothing image filter p433
Patranabis, D., and Dana, S.K. see Dana, S.K.
Pavan, P., Spiazzi, G., Zanoni, E., Muschitiello, M., and Cecchetti, M. Latch-up DC triggering and holding characteristics of $n$-well, twin-tub and epitaxial CMOS technologies p604
Peng, S.-C., Chen, B.-S., and Chiou, B.-W. see Chen, B.-S.
Perfetti, R., and Martinelli, G. see Martinelli, G.
Piatelli, D., Roncella, R., Saletti, R., and Terreni, P. see Roncella, R.
Ping, Li, Henderson, R.K., and Sewell, J.I. see Henderson, R.K.
Premoli, A., Biey, M., and Coco, S. see Biey, M.
Priest, A., Hoyle, R., and Hetherington, G. see Hoyle, R.
Psychalinos, C., Haritantis, I., and Haigh, D.G. Switched capacitor circuit synthesis using voltage inversion principles p703

R

Rabah, K.V.O, Lazarus, M.J., and McKeany, P.S. see Lazarus, M.J.
Rabah, K.V.O. Temperature effects on high power low on-resistance MOS-bipolar transistor module p510
Radhakrishnan, D. Design of CMOS circuits p83
Rajan, P.K., and Natarajan, S. see Natarajan, S.
Ranic, Z.M., and Novak, L.A. see Novak, L.A.
Rathore, T.S. Some more published literature on current conveyors p432
Reddy, M.R.R., Dutta Roy, S.C., and Kumar, B. Design of efficient second and higher degree FIR digital differentiators for midband frequencies p29
Rodriguez-Tellez, J. New nonlinear large-signal DC bipolar junction transistor model p145
Rodriguez-Tellez, J., and Baloch, A.K. Evaluation of packaging strays in discrete semiconductor devices p501
Roncella, R., Saletti, R., Terreni, P., and Piatelli, D. Application of a systolic macrocell-based VLSI design style to the design of a single-chip high-performance FIR filter p17
Rubio, A., Sainz, J.A., and Kinoshita, K. Test pattern generation for logic crosstalk faults in VLSI circuits p179
Russell, I.A.D., and Webb, P.W. see Webb, P.W.
Ryum, B.R., and Abdel-Motaleb, I.M. Effect of recombination current on current gain of HBTs p115

S

Sainz, J.A., Rubio, A., and Kinoshita, K. see Rubio, A.
Saletti, R., Roncella, R., Terreni, P., and Piatelli, D. see Roncella, R.
Sanchez, J.J., and DeMassa, T.A. Review of carrier injection in the silicon/silicon-dioxide system p377
Sandler, M., and Ben-Tzvi, D. see Ben-Tzvi, D.
Sangalli, M., Canali, C., Magistrali, F., Paccagnella, A., Tedesco, C., and Zanoni, E. see Canali, C.
Santos, H.A., and Fernandes, C.F. see Fernandes, C.F.
Saul, P.H., Barber, W., Taylor, D.G., and Ward, T. Single chip 500 MHz function generator p239
Scholtz, A.L., Kreuzgruber, P., Bonek, E., and Österreicher, J. see Kreuzgruber, P.
Sewell, J.I., Henderson, R.K., and Ping, Li see Henderson, R.K.
Shahzadi, B. Use of common factors in numerical synthesis of RLC one ports p427
Sharma, A.K., Dwivedi, R., and Srivastava, S.K. Performance analysis of a solar array under shadow condition p301
Shieh, L.-S., Hwang, C., Guo, T.-Y., and Chen, C.-H. see Hwang, C.
Siri, K., Lee, C.Q., and Fang, S.J. see Lee, C.Q.
Siu, W.-C., and Lun, D.P.-K. see Lun, D.P.-K.
Smith, F., Birbas, A.N., Brunn, B., van Rheenen, A.D., Gopinath, A., and Chen, C.L. see Birbas, A.N.
Smith, R., Nutt, H.C., and Board, K. see Nutt, H.C.
Sooksatra, S., and Lee, C.Q. see Lee, C.Q.
Spiazzi, G., Pavan, P., Zanoni, E., Muschitiello, M., and Cecchetti, M. see Pavan, P.
Spray, A., and Jones, S. PACE: A regular array for implementing regularly and irregularly structured algorithms p613
Srivastava, A. Switching properties of polysilicon emitter transistor operating in saturation p358
Srivastava, S.K., Sharma, A.K., and Dwivedi, R. see Sharma, A.K.
Strum, A., and Bar-Lev, A. Design of a multimesa Impatt diode array optimised for maximum heat dissipation p198
Su, Y., Sunder, S., Lu, W.-S., and Antoniou, A. see Sunder, S.
Suckley, D. Genetic algorithm in the design of FIR filters p234
Sun, C.-Y., Liu, W.-C., and Lour, W.-S. see Liu, W.-C.
Sunder, S., Lu, W.-S., Antoniou, A., and Su, Y. Design of digital differentiators satisfying prescribed specifications using optimisation techniques p315
Suykens, J., and Vandewalle, J. Quasilinear approach to nonlinear systems and the design of $n$-double scroll ($n = 1, 2, 3, 4, \ldots$) p595

T

Taylor, D.G., Saul, P.H., Barber, W., and Ward, T. see Saul, P.H.
Tchah, K.H., and Lee, S.B. see Lee, S.B.
Tedesco, C., Canali, C., Magistrali, F., Paccagnella, A., Sangalli, M., and Zanoni, E. see Canali, C.
Terreni, P., Roncella, R., Saletti, R., and Piatelli, D. see Roncella, R.
Towers, M.S., Byrne, D.J., and Board, K. see Byrne, D.J.
Tsalides, Ph., Marriott, A.P., and Hicks, P.J. see Marriott, A.P.
Tsao, H.-W., Liu, S.-I., and Wu, J. see Liu, S.-I.
Turchetti, C., and Conti, M. General approach for development of CAD-oriented analytical device models p637
Turowski, M., and Lisik, Z. see Lisik, Z.

U

Umeda, H. Method of optimum oscillator design using power-dependent $S$-parameters p533

V

Vallee, R.E., and El-Masry, E.I. Novel CMOS operational amplifier design technique for high-frequency switched-capacitor applications p623
van Rheenen, A.D., Birbas, A.N., Brunn, B., Gopinath, A., Chen, C.L., and Smith, F. see Birbas, A.N.
Vandewalle, J., and Suykens, J. see Suykens, J.
Venkateswarlu, T., Eswaran, C., and Antoniou, A. Design of circularly symmetric two- and three-dimensional digital filters using the concept of the GIC p523
Vlach, J., and Bedrosian, D.G. see Bedrosian, D.G.

W

Ward, T., Saul, P.H., Barber, W., and Taylor, D.G. see Saul, P.H.
Watts, S. Radar clutter and multipath propagation p73
Webb, P.W. Thermal imaging of electronic devices with low surface emissivity p390

Webb, P.W., and Russell, I.A.D. Thermal simulation of transients in microwave devices p329
Wilkinson, R.H. High-fidelity finite-impulse-response filters with optimal stopbands p264
Wilson, G., and Chan, P.K. Comparison of four CMOS transconductors for fully integrated analogue filter applications p683
Winton, R.S., Wong, W.W., and Liou, J. see Wong, W.W.
Withington, S., and Kennedy, P. Numerical procedure for simulating the large-signal quantum behaviour of superconducting tunnel-junction circuits p70
Wong, J.S.L., Chow, M.H.L., and Lee, Y.S. see Chow, M.H.L.
Wong, J.S.L., Lee, Y.S., and Chow, M.H.L. see Lee, Y.S.
Wong, W.W., Winton, R.S., and Liou, J. Statistical and numerical method for MOSFET integrated-circuit sensitivity simulation using SPICE p77
Wu, J., Liu, S.-I., and Tsao, H.-W. see Liu, S.-I.
Wu, S.-Q., Yu, D.-Y., and Li, L.-M. see Yu, D.-Y.
Wu, X.W., and Chen, X.X. Algebra system for ECL circuits p679

## Y

Yan, Z.X., and Deen, M.J. Physically-based method for measuring the threshold voltage of MOSFETs p351
Yang, T.C., and Lo, H.-Y. see Lo, H.-Y.
Yassine, H.M., and Moore, W.R. Improved mixed-radix conversion for residue number system architectures p120
Yu, D.-Y., Wu, S.-Q., and Li, L.-M. Design of partial response data transmission filters with specified stopband attenuation p347
Yuan, J.S., and Liou, J.J. see Liou, J.J.

## Z

Zanoni, E., Canali, C., Magistrali, F., Paccagnella, A., Sangalli, M., and Tedesco, C. see Canali, C.
Zanoni, E., Pavan, P., Spiazzi, G., Muschitiello, M., and Cecchetti, M. see Pavan, P.
Zapata, E.L., Argüello, F., and Doallo, R. see Argüello, F.
Zhong-xuan Zhou, J. Second-order switched capacitor building block and its application to the design of silicon efficient filters p9

## Subject index


### ACTIVE NETWORKS

Canonical design of integrated ladder filters. R.K. Henderson, Li Ping and J.I. Sewell p222
Some more published literature on current conveyors. T.S. Rathore p432

### AMPLIFIERS

Low-frequency gain-enhanced CMOS operational amplifier. S. Aggarwal and A.B. Bhattacharyya p170
Novel CMOS operational amplifier design technique for high-frequency switched-capacitor applications. R.E. Vallee and E.I. El-Masry p623
Performance of transfer resistance amplifiers with capacitive sources in optical applications. D.K. Hamilton p45
Reduction of spectral distortion in class D amplifiers by an enhanced pulse width modulation sampling process. P.H. Mellor, S.P. Leigh and B.M.G. Cheetham p441
Synthesis of feedforward neural analogue-digital convertors. G. Martinelli and R. Perfetti p567
Use of inductive compensation for improving bandwidth and noise performance of high frequency optical receiver preamplifiers. D.K. Hamilton p52

### ANALOGUE COMPUTERS AND COMPUTATION

Use of SPICE in analogue computation and simulation of systems consisting of circuit components and transfer functions. M.H.L. Chow, Y.S. Lee and J.S.L. Wong p282

### ANALOGUE FILTERS

Comparison of four CMOS transconductors for fully integrated analogue filter applications. G. Wilson and P.K. Chan p683

### ANALOGUE-DIGITAL CONVERSION

Analogue implementation of the Hough transform. D. Ben-Tzvi and M. Sandler p457
Analysis of analogue circuit implementations from translinear blocks. A. Fabre p483
Synthesis of feedforward neural analogue-digital convertors. G. Martinelli and R. Perfetti p567

### ARCING

Optical detector of electrical discharges. A. Beroual and F. Buret p620

### ARRAY PROCESSING

PACE: A regular array for implementing regularly and irregularly structured algorithms. A. Spray and S. Jones p613

### BIPOLAR TRANSISTORS

Analysis of analogue circuit implementations from translinear blocks. A. Fabre p483
Gummel-Poon model for single and double heterojunction bipolar transistors. C.N. Huang and Ibrahim M. Abdel-Motaleb p165
New nonlinear large-signal DC bipolar junction transistor model. J. Rodriguez-Tellez p145
Novel modification on SPICE BJT model to obtain extended accuracy. H. Kuntman p673
Physics-based large-signal heterojunction bipolar transistor model for circuit simulation. J.J. Liou and J.S. Yuan p97
Stabilised power MOS-bipolar modules. M.J. Lazarus, K.V.O Rabah and P.S. McKeany p564
Thermal simulation of transients in microwave devices. P.W. Webb and I.A.D. Russell p329

### BREAKDOWN AND GAS DISCHARGES

Two-dimensional off-state modelling of high-voltage semiconductor devices with floating guard rings. D.J. Byrne, M.S. Towers and K. Board p109

### CHARGE-COUPLED DEVICES

Systematic realisation of binary and multivalued logic functions using charge coupled building blocks. H.M. Abd-El-Barr p694

### CIRCUIT THEORY AND DESIGN

A systematic method for obtaining state equations using MNA. S. Natarajan p341
Analogue adaptive neural network circuit. M.L. Chiang, T.C. Lu and J.B. Ku p717
CCII-based continuous-time filters with reduced gain-bandwidth sensitivity. S.-I. Liu, H.-W. Tsao and J. Wu p210
Canonical design of integrated ladder filters. R.K. Henderson, Li Ping and J.I. Sewell p222
Charge injection of analogue CMOS switches. C. Eichenberger and W. Guggenbühl p155
Correspondence: Comments on 'Algorithm for reducing circuit equations in computer applications'. D.G. Bedrosian and J. Vlach p733
Current flow between neighbouring trench cells triggered by alpha particle strikes. W.H. Krautschneider, R. Gerhard and M. Kohl p689
Current programmed control nonresonant coupled parallel resonant convertor. C.Q. Lee and S. Sooksatra p372
Design of CMOS circuits. D. Radhakrishnan p83
High-frequency link parallel resonant convertor with fourth-order commutation network. I.E. Batarseh and C.Q. Lee p34
Minimum dimensional state-space formulation of linear systems. S. Atadan p590
New approach to automatic symbolic analysis of electric circuits. S. Manetti p22
New folded cascode transconductor for bandpass ladder filters. N.P.J. Greer and P.B. Denyer p551
Numerical procedure for simulating the large-signal quantum behaviour of superconducting tunnel-junction circuits. S. Withington and P. Kennedy p70
Some more published literature on current conveyors. T.S. Rathore p432
Switched capacitor circuit synthesis using voltage inversion principles. C. Psychalinos, I. Haritantis and D.G. Haigh p703
Switched-capacitor pipelined logarithmic A/D and D/A convertors. M.-H. Cheng and T.-C. Huang p714
Symbolic transfer functions for MESFET small-signal parameter extraction. V.F. Fusco p217
Systematic method for the design of multiamplifier switched-capacitor FIR decimator circuits. J.E. Franca and V.F. Dias p307

### COMMUNICATION SYSTEMS THEORY

Performance analysis of phase-locked loops in the frequency search mode of operation. P. Hasan p418

### COMPONENTS

Thermal imaging of electronic devices with low surface emissivity. P.W. Webb p390

### COMPUTER APPLICATIONS

Extended diagonal structure for address generation of the prime factor algorithm. D.P.-K. Lun and W.-C. Siu p449

### COMPUTER SIMULATION

New approach to automatic symbolic analysis of electric circuits. S. Manetti p22

### COMPUTER-AIDED DESIGN

Alternative control strategies for rule-based transistor placement in CMOS VLSI design. R. Hoyle, A. Priest and G. Hetherington 137
Triac model for computer aided analysis and design. G. Arsov p430

### CONTROL SYSTEMS

Relationship of singular value stability robustness bounds to spectral radius for discrete systems with application to digital filters. J.B. Farison and S.R. Kolla p5

### CONVERTORS

Current programmed control nonresonant coupled parallel resonant convertor. C.Q. Lee and S. Sooksatra p372
Design of circularly symmetric two- and three-dimensional digital filters using the concept of the GIC. T. Venkateswarlu, C. Eswaran and A. Antoniou p523
High-frequency link parallel resonant convertor with fourth-order commutation network. I.E. Batarseh and C.Q. Lee p34
State plane approach to frequency response of resonant convertors. C.Q. Lee, K. Siri and S.J. Fang p557
Switched-capacitor pipelined logarithmic A/D and D/A convertors. M.-H. Cheng and T.-C. Huang p714

### CROSSTALK

Test pattern generation for logic crosstalk faults in VLSI circuits. A. Rubio, J.A. Sainz and K. Kinoshita p179

### DESIGN

Algebra system for ECL circuits. X.W. Wu and X.X. Chen p679
Design of FIR equalisers by sharpening identical subfilters. P.S.R. Diniz and J.C.E. Cabezas p413
Design of digital differentiators satisfying prescribed specifications using optimisation techniques. S. Sunder, W.-S. Lu, A. Antoniou and Y. Su p315
Half-band filter design with odd-polynomial Chebyshev approximation. W.-T. Chang and M.-S. Lin p492
High-fidelity finite-impulse-response filters with optimal stopbands. R.H. Wilkinson p264
Minimum sensitivity IIR filter design using principal component approach. B.-S. Chen, B.-W. Chiou and S.-C. Peng p474

### DIGITAL CIRCUITS

Design of CMOS circuits. D. Radhakrishnan p83
Single chip 500 MHz function generator. P.H. Saul, W. Barber, D.G. Taylor and T. Ward p239
Test pattern generation for logic crosstalk faults in VLSI circuits. A. Rubio, J.A. Sainz and K. Kinoshita p179
Testing for stuck faults in CMOS combinational circuits. A.A. Ismaeel p191

### DIGITAL COMPUTERS AND COMPUTATION

CMOS VLSI design of a high-speed Fermat number transform based convolver/correlator using three-input adders. M. Benaissa, S.S. Dlay and A.G.J. Holt p182

### DIGITAL FILTERS

Design of 2-D linear phase variable recursive digital filters for parallel form implementation. A.O. Hussein and M.M. Fahmy p335
Design of circularly symmetric two- and three-dimensional digital filters using the concept of the GIC. T. Venkateswarlu, C. Eswaran and A. Antoniou p523
Design of efficient second and higher degree FIR digital differentiators for midband frequencies. M.R.R. Reddy, S.C. Dutta Roy and B. Kumar p29
Genetic algorithm in the design of FIR filters. D. Suckley p234
Improved minimax optimisation algorithms and their application in the design of recursive digital filters. A. Antoniou p724
Low-sensitivity structure for 1-D and 2-D digital FIR filters. M. Domański p229
New method for the elimination of two-dimensional limit cycles in first order structures. D.C. McLernon p541
Primitive operator digital filters. D.R. Bull and D.H. Horrocks p401

Relationship of singular value stability robustness bounds to spectral radius for discrete systems with application to digital filters. J.B. Farison and S.R. Kolla p5
Simple sufficient test for stability of two-dimensional recursive digital filters. M. Benidir p731

DOPING

Characteristics of GaAs graded-period delta-doped superlattice. W.-C. Liu, C.-Y. Sun and W.-S. Lour p629
Characteristics of δ-doped FETs in GaAs. H.C. Nutt, K. Board and R. Smith p633
Observation of multi-state negative differential conductivity in periodic delta-doped superlattice. W.-C. Liu, C.-Y. Sun and W.-S. Lour p424

ELECTRON DEVICES

Trap-related effects in AlGaAs/GaAs HEMTs. C. Canali, F. Magistrali, A. Paccagnella, M. Sangalli, C. Tedesco and E. Zanoni p104

FAULT DETECTION

Testing for stuck faults in CMOS combinational circuits. A.A. Ismaeel p191

FAULT LOCATION

Inductive fault analysis revisited. F. Corsi and C. Morandi p253
Single shunt fault diagnosis in ladder structures with a new series of numbers. S.K. Dana and D. Patranabis p38

FIELD-EFFECT TRANSISTORS

Characteristics of δ-doped FETs in GaAs. H.C. Nutt, K. Board and R. Smith p633
Small signal non-quasi-static models for GaAs field effect transistors for implementation in SPICE. Part II: Metal semiconductor field effect transistors (MESFETs). H.-K. Lin and I.M. Abdel-Motaleb p749
Small-signal nonquasi-static models for GaAs field effect transistors for implementation in SPICE. Part I: Modulation doped field effect transistors. H.-K. Lin and I.M. Abdel-Motaleb p735

FILTERS AND FILTERING

Application of a systolic macrocell-based VLSI design style to the design of a single-chip high-performance FIR filter. R. Roncella, R. Saletti, P. Terreni and D. Piatelli p17
CCII-based continuous-time filters with reduced gain-bandwidth sensitivity. S.-I. Liu, H.-W. Tsao and J. Wu p210
Comparison of computer-aided tuning algorithms applied to the amplitude response of passive analogue filters. B.W. Jervis and M. Crofts p363
Design of FIR equalisers by sharpening identical subfilters. P.S.R. Diniz and J.C.E. Cabezas p413
Design of partial response data transmission filters with specified stopband attenuation. D.-Y. Yu, S.-Q. Wu and L.-M. Li p347
Extended Remez algorithms for filter amplitude and group delay approximation. R.K. Henderson, Li Ping and J.I. Sewell p289
Half-band filter design with odd-polynomial Chebyshev approximation. W.-T. Chang and M.-S. Lin p492
High-fidelity finite-impulse-response filters with optimal stopbands. R.H. Wilkinson p264
Minimum sensitivity IIR filter design using principal component approach. B.-S. Chen, B.-W. Chiou and S.-C. Peng p474
New folded cascode transconductor for bandpass ladder filters. N.P.J. Greer and P.B. Denyer p551
Nonlinear distortion of an FM signal by a passive network. M.T. Abuelma'atti p61

GRAPH THEORY AND TOPOLOGY

Use of common factors in numerical synthesis of RLC one ports. B. Shahzadi p427

GUNN DEVICES

Field impoverishment modes in a diode with an $Al_xGa_{1-x}As/GaAs$ heterojunction: a simulation analysis. C.F. Fernandes and H.A. Santos p91

HYSTERESIS

Characteristics of GaAs graded-period delta-doped superlattice. W.-C. Liu, C.-Y. Sun and W.-S. Lour p629

IMAGE PROCESSING

Analysis and VLSI architecture of a nonlinear edge-preserving noise-smoothing image filter. Y. Papananos and D. Anastassiou p433
VLSI implementation of smart imaging system using two-dimensional cellular automata. A.P. Marriott, Ph. Tsalides and P.J. Hicks p582

INSTRUMENTATION AND MEASURING SCIENCE

Design of digital differentiators satisfying prescribed specifications using optimisation techniques. S. Sunder, W.-S. Lu, A. Antoniou and Y. Su p315
Evaluation of packaging strays in discrete semiconductor devices. J. Rodriguez-Tellez and A.K. Baloch p501
Physically-based method for measuring the threshold voltage of MOSFETs. Z.X. Yan and M.J. Deen p351
Thermal imaging of electronic devices with low surface emissivity. P.W. Webb p390

INTEGRATED CIRCUITS

Inductive fault analysis revisited. F. Corsi and C. Morandi p253
Low-frequency gain-enhanced CMOS operational amplifier. S. Aggarwal and A.B. Bhattacharyya p170
Single chip 500 MHz function generator. P.H. Saul, W. Barber, D.G. Taylor and T. Ward p239
Statistical and numerical method for MOSFET integrated-circuit sensitivity simulation using SPICE. W.W. Wong, R.S. Winton and J. Liou p77

LOGIC

Algebra system for ECL circuits. X.W. Wu and X.X. Chen p679
Systematic realisation of binary and multivalued logic functions using charge coupled building blocks. H.M. Abd-El-Barr p694

MATHEMATICAL TECHNIQUES

Algebra system for ECL circuits. X.W. Wu and X.X. Chen p679
Alternative control strategies for rule-based transistor placement in CMOS VLSI design. R. Hoyle, A. Priest and G. Hetherington 137
Correspondence: Comments on 'Algorithm for reducing circuit equations in computer applications'. D.G. Bedrosian and J. Vlach p733
Efficient algorithm for rational transformation on polynomials. S. Natarajan and P.K. Rajan p530
Evaluation of the impulse response energy of a 2-D linear discrete separable-denominator system. C. Hwang, T.-Y. Guo, L.-S. Shieh and C.-H. Chen p125
Extended Remez algorithms for filter amplitude and group delay approximation. R.K. Henderson, Li Ping and J.I. Sewell p289
Extended diagonal structure for address generation of the prime factor algorithm. D.P.-K. Lun and W.-C. Siu p449
General approach for development of CAD-oriented analytical device models. C. Turchetti and M. Conti p637
Genetic algorithm in the design of FIR filters. D. Suckley p234
Improved minimax optimisation algorithms and their application in the design of recursive digital filters. A. Antoniou p724
Improved mixed-radix conversion for residue number system architectures. H.M. Yassine and W.R. Moore p120
Inductive fault analysis revisited. F. Corsi and C. Morandi p253
Maximally-flat rational approximation with multiple critical pole-pair. M. Biey, S. Coco and A. Premoli p244
Minimal-order polynomial satisfying the equality $c^T p(A) = 0$. L.A. Novak and Z.M. Ranic p129
PACE: A regular array for implementing regularly and irregularly structured algorithms. A. Spray and S. Jones p613
Primitive operator digital filters. D.R. Bull and D.H. Horrocks p401
Two-dimensional off-state modelling of high-voltage semiconductor devices with floating guard rings. D.J. Byrne, M.S. Towers and K. Board p109
When do singular inputs of an LTI system not cause discontinuities in state variables?. L.A. Novak p151

METAL-OXIDE-SEMICONDUCTOR STRUCTURES

Alternative control strategies for rule-based transistor placement in CMOS VLSI design. R. Hoyle, A. Priest and G. Hetherington 137
Statistical and numerical method for MOSFET integrated-circuit sensitivity simulation using SPICE. W.W. Wong, R.S. Winton and J. Liou p77
Threshold voltage and subthreshold slope of the volume-inversion MOS transistor. J. Brini, M. Benachir, G. Ghibaudo and F. Balestra p133

MICROWAVE CIRCUITS AND NETWORKS

Method of optimum oscillator design using power-dependent *S*-parameters. H. Umeda p533

MICROWAVE HEATING

Thermal simulation of transients in microwave devices. P.W. Webb and I.A.D. Russell p329

MODULATION

Harmonic and intermodulation performance of analogue CMOS circuits owing to mobility reduction. M.T. Abuelma'atti p65
Prediction of RFI demodulation in BiFET, BiMOS and CMOS operational amplifiers. M.T. Abuelma'atti p56

NETWORKS

A systematic method for obtaining state equations using MNA. S. Natarajan p341
Bound on inputs to neurons of Hopfield continuous-variable neural network. Luo Fa-Long and Yang Jun p671
Minimum dimensional state-space formulation of linear systems. S. Atadan p590
Nonlinear distortion of an FM signal by a passive network. M.T. Abuelma'atti p61
Single shunt fault diagnosis in ladder structures with a new series of numbers. S.K. Dana and D. Patranabis p38

NOISE AND INTERFERENCE

Design centring for yield and noise figure improvement of GaAs MESFETs. S.B. Lee and K.H. Tchah p467
Design of partial response data transmission filters with specified stopband attenuation. D.-Y. Yu, S.-Q. Wu and L.-M. Li p347
Low-frequency noise in GaAs MESFETs related to backgating effects. A.N. Birbas, B. Brunn, A.D. van Rheenen, A. Gopinath, C.L. Chen and F. Smith p175
Noise measure for optimum broadband design. H. Javan p1
Performance of transfer resistance amplifiers with capacitive sources in optical applications. D.K. Hamilton p45
Radar clutter and multipath propagation. S. Watts p73
Use of inductive compensation for improving bandwidth and noise performance of high frequency optical receiver preamplifiers. D.K. Hamilton p52

NONLINEAR SYSTEMS

New nonlinear large-signal DC bipolar junction transistor model. J. Rodriguez-Tellez p145
Quasilinear approach to nonlinear systems and the design of *n*-double scroll ($n = 1, 2, 3, 4, \ldots$). J. Suykens and J. Vandewalle p595
SPICE simulation of nonlinear equations and circuits. Y.S. Lee, M.H.L. Chow and J.S.L. Wong p273

NUMERICAL ANALYSIS

Use of common factors in numerical synthesis of RLC one ports. B. Shahzadi p427

### OPTIMISATION

Design centring for yield and noise figure improvement of GaAs MESFETs. S.B. Lee and K.H. Tchah p467
Design of digital differentiators satisfying prescribed specifications using optimisation techniques. S. Sunder, W.-S. Lu, A. Antoniou and Y. Su p315

### POLES AND ZEROS

Maximally-flat rational approximation with multiple critical pole-pair. M. Biey, S. Coco and A. Premoli p244

### POWER ELECTRONICS

Temperature effects on high power low on-resistance MOS-bipolar transistor module. K.V.O. Rabah p510

### RADAR AND RADIONAVIGATION

Radar clutter and multipath propagation. S. Watts p73

### RECEIVERS

Performance analysis of phase-locked loops in the frequency search mode of operation. P. Hasan p418
Technique allowing rapid frequency sweeping in aided-acquisition phase-locked loops. P.V. Brennan p205

### SATELLITE LINKS AND SPACE COMMUNICATION

Technique allowing rapid frequency sweeping in aided-acquisition phase-locked loops. P.V. Brennan p205

### SEMICONDUCTOR DEVICES AND MATERIALS

Characteristics of δ-doped FETs in GaAs. H.C. Nutt, K. Board and R. Smith p633
Design centring for yield and noise figure improvement of GaAs MESFETs. S.B. Lee and K.H. Tchah p467
Design of a multimesa Impatt diode array optimised for maximum heat dissipation. A. Strum and A. Bar-Lev p198
Effect of recombination current on current gain of HBTs. B.R. Ryum and I.M. Abdel-Motaleb p115
Evaluation of packaging strays in discrete semiconductor devices. J. Rodriguez-Tellez and A.K. Baloch p501
Fabrication of PMOS transistors by dopant implantation into $TiSi_2$. K.J. Barlow p587
Field impoverishment modes in a diode with an $Al_xGa_{1-x}As/GaAs$ heterojunction: a simulation analysis. C.F. Fernandes and H.A. Santos p91
Harmonic and intermodulation performance of analogue CMOS circuits owing to mobility reduction. M.T. Abuelma'atti p65
Impulse response signature of a DCEL ZnS:Mn,Cu powder display determined by crosscorrelation. D.A. Barr and S.J. Laverty p160
Latch-up DC triggering and holding characteristics of *n*-well, twin-tub and epitaxial CMOS technologies. P. Pavan, G. Spiazzi, E. Zanoni, M. Muschitiello and M. Cecchetti p604
Method of optimum oscillator design using power-dependent *S*-parameters. H. Umeda p533
Observation of multi-state negative differential conductivity in periodic delta-doped superlattice. W.-C. Liu, C.-Y. Sun and W.-S. Lour p424
Physically-based method for measuring the threshold voltage of MOSFETs. Z.X. Yan and M.J. Deen p351
Prediction of RFI demodulation in BiFET, BiMOS and CMOS operational amplifiers. M.T. Abuelma'atti p56
Review of carrier injection in the silicon/silicon-dioxide system. J.J. Sanchez and T.A. DeMassa p377
Triac model for computer aided analysis and design. G. Arsov p430
Two-dimensional off-state modelling of high-voltage semiconductor devices with floating guard rings. D.J. Byrne, M.S. Towers and K. Board p109
Two-dimensional simulation of thyristor transient states from conduction to forward blocking. Z. Lisik and M. Turowski p575

### SIGNAL PROCESSING

Design of efficient second and higher degree FIR digital differentiators for midband frequencies. M.R.R. Reddy, S.C. Dutta Roy and B. Kumar p29
Primitive operator digital filters. D.R. Bull and D.H. Horrocks p401

### SIMULATION

Canonical design of integrated ladder filters. R.K. Henderson, Li Ping and J.I. Sewell p222
Comparison of four CMOS transconductors for fully integrated analogue filter applications. G. Wilson and P.K. Chan p683
Effect of recombination current on current gain of HBTs. B.R. Ryum and I.M. Abdel-Motaleb p115
General approach for development of CAD-oriented analytical device models. C. Turchetti and M. Conti p637
Minimum dimensional state-space formulation of linear systems. S. Atadan p590
Modelling of capacitively (resistively)-loaded uniform RC lines for computer aided analysis. M.T. Abuelma'atti p463
Modelling of three-port RF transformers. P. Kreuzgruber, E. Bonek, A.L. Scholtz and J. Österreicher p325
Novel modification on SPICE BJT model to obtain extended accuracy. H. Kuntman p673
Numerical procedure for simulating the large-signal quantum behaviour of superconducting tunnel-junction circuits. S. Withington and P. Kennedy p70
SPICE simulation of nonlinear equations and circuits. Y.S. Lee, M.H.L. Chow and J.S.L. Wong p273
Small signal non-quasi-static models for GaAs field effect transistors for implementation in SPICE. Part II: Metal semiconductor field effect transistors (MESFETs). H.-K. Lin and I.M. Abdel-Motaleb p749
Small-signal nonquasi-static models for GaAs field effect transistors for implementation in SPICE. Part I: Modulation doped field effect transistors. H.-K. Lin and I.M. Abdel-Motaleb p735
Statistical and numerical method for MOSFET integrated-circuit sensitivity simulation using SPICE. W.W. Wong, R.S. Winton and J. Liou p77
Threshold voltage and subthreshold slope of the volume-inversion MOS transistor. J. Brini, M. Benachir, G. Ghibaudo and F. Balestra p133
Triac model for computer aided analysis and design. G. Arsov p430
Two-dimensional simulation of thyristor transient states from conduction to forward blocking. Z. Lisik and M. Turowski p575
Use of SPICE in analogue computation and simulation of systems consisting of circuit components and transfer functions. M.H.L. Chow, Y.S. Lee and J.S.L. Wong p282

### SOLAR CELLS

Performance analysis of a solar array under shadow condition. A.K. Sharma, R. Dwivedi and S.K. Srivastava p301

### STABILITY

Relationship of singular value stability robustness bounds to spectral radius for discrete systems with application to digital filters. J.B. Farison and S.R. Kolla p5
Simple sufficient test for stability of two-dimensional recursive digital filters. M. Benidir p731
Stabilised power MOS-bipolar modules. M.J. Lazarus, K.V.O Rabah and P.S. McKeany p564

### SUPERCONDUCTIVITY

Numerical procedure for simulating the large-signal quantum behaviour of superconducting tunnel-junction circuits. S. Withington and P. Kennedy p70

### SWITCHED CAPACITOR FILTERS

Second-order switched capacitor building block and its application to the design of silicon efficient filters. J. Zhong-xuan Zhou p9
Switched capacitor circuit synthesis using voltage inversion principles. C. Psychalinos, I. Haritantis and D.G. Haigh p703
Systematic method for the design of multiamplifier switched-capacitor FIR decimator circuits. J.E. Franca and V.F. Dias p307

### SWITCHES AND SWITCHING THEORY

State plane approach to frequency response of resonant convertors. C.Q. Lee, K. Siri and S.J. Fang p557

### THYRISTORS

Two-dimensional simulation of thyristor transient states from conduction to forward blocking. Z. Lisik and M. Turowski p575

### TRANSFORMERS

Modelling of three-port RF transformers. P. Kreuzgruber, E. Bonek, A.L. Scholtz and J. Österreicher p325

### TRANSISTORS

Analogue adaptive neural network circuit. M.L. Chiang, T.C. Lu and J.B. Ku p717
Effect of recombination current on current gain of HBTs. B.R. Ryum and I.M. Abdel-Motaleb p115
Fabrication of PMOS transistors by dopant implantation into $TiSi_2$. K.J. Barlow p587
Harmonic and intermodulation performance of analogue CMOS circuits owing to mobility reduction. M.T. Abuelma'atti p65
Switching properties of polysilicon emitter transistor operating in saturation. A. Srivastava p358
Temperature effects on high power low on-resistance MOS-bipolar transistor module. K.V.O. Rabah p510

### TRANSMISSION LINES

Space and time continuous lumped transmission line model. C. Breitholtz, M. Molander and R. Navarro-Adlemo p661

### VERY LARGE SCALE INTEGRATION

Application of a systolic macrocell-based VLSI design style to the design of a single-chip high-performance FIR filter. R. Roncella, R. Saletti, P. Terreni and D. Piatelli p17
Balanced high-speed residue number VLSI multiplier with error detection. H.-Y. Lo and T.C. Yang p421
CMOS VLSI design of a high-speed Fermat number transform based convolver/correlator using three-input adders. M. Benaissa, S.S. Dlay and A.G.J. Holt p182
Fabrication of PMOS transistors by dopant implantation into $TiSi_2$. K.J. Barlow p587
Semisystolic architecture for fast Hartley transform: decimation in frequency and radix 2. F. Argüello, R. Doallo and E.L. Zapata p651
Test pattern generation for logic crosstalk faults in VLSI circuits. A. Rubio, J.A. Sainz and K. Kinoshita p179
VLSI implementation of smart imaging system using two-dimensional cellular automata. A.P. Marriott, Ph. Tsalides and P.J. Hicks p582